VU2 185.324

Compilation Techniques for VLIW Architectures

Dietmar Ebner ebner@complang.tuwien.ac.at Florian Brandner brandner@complang.tuwien.ac.at

http://complang.tuwien.ac.at/cd/vliw

Ebner, Brandner | Compilation Techniques for VLIWs | SS08 Slide #1

Last Lecture

- Product life cycle
 - Product volume ("long tail" vs. "head")
- Constraints
 - Performance/power/size
 - Production costs/Development costs
 - Market/Time to market











Example: MIP 3 74K				
<pre>void vec_sum(int *a for (int i = 0; i (*c++) = (*a++) }</pre>	<pre>, int *b, int*c, int < n; i++) + (*b++);</pre>	= n) {		
(0) .BB1_2:	IEU	IEU/AGEN		
<pre>(1) lw \$10,0(\$4) (2) addiu \$3,\$3,1 (3) lw \$9,0(\$5) (4) addiu \$4,\$4,4 (5) addiu \$5,\$5,4 (6) addiu \$5,\$5,4 (6) addiu \$9,\$9,\$10</pre>	<pre>(2) addiu \$3,\$3,1 (4) addiu \$4,\$4,4 (5) addiu \$5,\$5,4 (9) addiu \$6,\$6,4</pre>	<pre>(1) lw \$10,0(\$4) (3) lw \$9,0(\$5) (6) addu \$9,\$9,\$10 (7) sw \$9,0(\$6)</pre>		

Example: ST231				
 Compiler generates 2 lo first captures initial (n & 3) iterations second is 4 times unrolled 	<pre>(0) L?0_9: (1) ldw \$r90 = 0[\$r17] (2) add \$r16 = \$r16,4 (3) add \$r17 = \$r17,4 (4) add \$r20 = \$r20,-1;; (5) ldw \$r10 = -4[\$r16] (6) convib \$h1 = \$r20 (7) add \$r18 = \$r18,4 (8) add \$r15 = \$r15,1;; (9) add \$r9 = \$r9,\$r10;; (10) stw -4[\$r18] = \$r9 (11) br \$b1, L?_0_9;;</pre>			
	(11) br \$b1, L? <u>0</u> 9;;			

Architecture classification					
	Sequential Architectures	Dependence Architectures	Independence Architectures		
	Superscalar	Dataflow	VLIW		
Dependence information in the program	Implicit via register names	Exact description of all dependences	Explicit description of some independent operations		
How are dependent operations typically exposed	By the hardware's control unit	By the compiler (and they are embedded into the program)	By the compiler (and they are implicit i the program)		
How are independent operations typically exposed	By the hardware's control unit	By the hardware's control unit	By the compiler (and they are implicit i the program)		
Where is the final opeartion scheduling typically done	In the hardware's control unit	In the hardware's control unit	In the compiler		
Role of the compiler	Rearrange code to make parallelism more evident and accessible to the hardware	Replace some of the analysis hardware found in superscalars	Replaces virtually all hardware dedicated to parallelism exposure and scheduling		













- Conditionally nullify the effect of operations
- Full predication
 - All (almost all) operations can be predicated
- Partial predication
 - Only a few instructions can be predicated
- Conditional move (cmov)
- Select

3/28/08 Ebner, Brandner | Compilation Techniques for VLIWs | SS08 Slide #21



- Undo incorrect calculations













Terminology

- Instruction/group
 - Independent operations that can be executed in parallel
- Bundle
 - Group of operations that are encoded in the same $\ensuremath{\mathsf{VLIW}}$
 - Not necessarily independent

03/28/08 Ebner, Brandner | Compilation Techniques for VLIWs | SS08 Slide #29

Terminology (2)

- Operation
 - Basic operation of the execution pipeline
 - Similar to RISC operations/instructions
- Syllable
 - Basic unit for the instruction encoding
 - Fixed bit width
 - Typically encodes one single operation

03/28/08 Ebner, Brandner | Compilation Techniques for VLIWs | SS08 Slide #30

























